Powering the Next Generation of Semiconductor Test
Elevate Logo
Call: 858 451 7240

At ElevATE, the test operations organization supports the product throughout the entire product life cycle, from product concept through end of life.  This equates to a versatile team, that performs both project development work and operational sustaining work.  The Senior Test Engineer candidate will be responsible for their assigned project from DFT, through development and volume production.

This starts at the concept phase where the Senior Test Engineer will be responsible to interface with the development team on design for test (DFT) and design for manufacturing (DFM) concepts and implementation. As the project enters the silicon development phase, the Senior Engineer will be responsible to fully develop all aspects of the test application.   This includes that ATE hardware and software.

During the silicon evaluation phase, the Senior Test Engineer will work closely with the Product Engineer to develop a characterization program and to determine the performance of the device.

As the device enters production, the candidate is expected to work closely with the production facilities to transfer the application to the production site and to work any sustaining issues if they occur. Sustaining work includes test program and data log evaluations to optimize test times and yields, ports to different sites for capacity flexibility and cost reduction.

The candidate will be the primary technical test engineering interface to the development teams as well as the production facilities.  Design for test methodologies and yield enhancement initiatives will be important success criteria for the role.

The devices developed by ElevATE are complex analog devices. The job applicant is expected to be an expert in Analog test development.

Job Responsibilities:

  • Design load boards, probe cards and test software to fully ATE test VLSI SOC devices which have both a large digital content as well as analog and high speed SerDes busses
  • Develop Test Program for multi-site testing for final test (Package) and wafer level testing.
  • Work with outside vendors for load boards and sockets development for new devices
  • Good understanding of Digital IC testing techniques
  • Ability to run standard translation tools (Velocity, Test Insight or similar) for vector conversion from simulation files in VCD/EVCD and WGL formats
  • Understanding of Scan, at-speed scan, JTAG, Memory BIST, OTP memory programming and loopback techniques. 
  • Develop ATE characterization program for critical data sheet parameters. 
  • Work with designers to think outside the box to develop complex test methodologies for device capabilities that exceed the current tester capabilities
  • Expert in large scale ATE platforms like Teradyne Ultraflex (preferred), and/or Verigy Pinscale / Smartscale
  • Bring up and support of test program at overseas vendors
  • Support production for any ATE related issues
  • Support Product Engineer, FA and QA team for production qualification and customer issues
  • Work with team members and venders, define ATE Test Specification and drive test review
  • Support early stage ES (Engineering Sampling) and CS (Customer Sampling) activities if needed
  • Support initial RMA evaluation on ATE

Experience Required:

  • Minimum Requirement of B.S.E.E. with 10+ years’ experience
  • 10+ years of direct Test Engineering experience
  • Strong experience in complex Analog test development
  • Mixed signal background for ADC, DAC, PLL
  • Programming experience in C, C++, VBT,  Linux, Unix environments
  • General knowledges on Test Correlation, GRR and NPI Flow
  • Capable of taking products from first silicon to final production with minimal supervision
  • Test Program Version Control in SVN Repository or GIT
  • Familiarity with Scripting languages like PERL, AWK to parse data logs and formatting


  • Drive For Results
  • Continuous Improvement
  • Managing Through Systems
  • Problem Solving
  • Composure
  • Perseverance
  • Organizational Agility
  • Process management
  • Time management
  • Interpersonal Savvy
  • Learning On The Fly


  • Flexible work schedule
  • 100% employer paid benefits
  • Unlimited vacation policy
  • Sabbatical Program
  • Employee Assistance Program
  • Free snacks & caffeine
Scroll to Top

ElevATE Product Selection Guide

Click below to download our latest product selection guide.


SOC Octal 500 MHz Integrated Pin Electronics/DAC/PPMU/Deskew

Download request. Please fill in the request below to receive our Mystery Datasheet.

Europa ISL55180
PDF DataSheet

Thanks for filling out our form. Click on the button below to download our PDF Datasheet.