Powering the Next Generation of Semiconductor Test
Elevate Logo
MON - FRI 9AM - 5PM
Call: 858 451 7240

As an IC Analog Design Engineer, you will work with a small team to develop leading edge ATE integrated circuits. You will design very complex and highly integrated solutions on leading edge high voltage and mixed voltage/mixed gate process technologies encompassing 65nm CMOS to 100+V BCD.

You will be involved in all aspects of the design from basic op-amps and DAC’s to high speed drivers and precision PMU, VI and DPS circuits. Use your creativity to implement highly configurable circuits to meet our customers demanding needs.

Responsibilities:

  • Schematic design and simulation of circuits for a variety of high speed and precision CMOS ATE circuits.
  • Layout, verification and post layout simulation of circuits. Include Monte Carlo, SOAC and corner analysis. Mixed signal simulation at channel and chip level.
  • Develop innovative circuit architectures to optimize power, performance and density.
  • IC characterization and support of test development and qualification for ATE specific parameters and use conditions.

Requirements:

  • Solid analog CMOS circuit design fundamentals.
  • Ability to design and analyze complex feedback loops. Stability analysis and design of compensation schemes.
  • Ability to seamlessly interface with internal and external functions (engineering, manufacturing, application, etc.) to develop leading ATE products.
  • Understanding of the IC design, qualification and manufacturing cycle.
  • Experience with industry standard analog and mixed signal EDA tools. Cadence/Mentor Graphics/Tanner. LVS and DRC using Cadence or Mentor tools.

Preferences:

  • High voltage (100V+) and mixed voltage (multiple supply rails, 6 or more) design experience a plus.
  • Design experience in high speed multi Gbps circuits.
  • Design experience in ultra-high accuracy and precision circuits.
  • Design experience with BiCMOS process technology.
  • ATE specific experience helpful, but not required.
  • Behavioral modeling of analog circuits for chip level simulation and validation. ·
  • Some level of programming ability a strong plus. Verilog, VerilogA, C, C++.

Perks:

  • Flexible work schedule
  • 100% employer paid benefits
  • Unlimited vacation policy
  • Sabbatical Program
  • Employee Assistance Program
  • Free snacks & caffeine
English
Scroll to Top

ElevATE Product Selection Guide

Click below to download our latest product selection guide.

Mystery

SOC Octal 500 MHz Integrated Pin Electronics/DAC/PPMU/Deskew

Download request. Please fill in the request below to receive our Mystery Datasheet.

Europa ISL55180
PDF DataSheet

Thanks for filling out our form. Click on the button below to download our PDF Datasheet.